UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--|-------------|----------------------|---------------------|------------------|
| 10/590,358 | 05/17/2007 | Kenichi Kagawa | 10294.0003 | 6738 |
| 22852 7590 08/12/2008 FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER LLP | | | EXAMINER | |
| | | | SKYLES, TIFNEY L | |
| 901 NEW YORK AVENUE, NW WASHINGTON, DC 20001-4413 | | | ART UNIT | PAPER NUMBER |
| | | | 2814 | |
| | | | | |
| | | | MAIL DATE | DELIVERY MODE |
| | | | 08/12/2008 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | Application No. | Applicant(s) | | | |
|---|--|---|--|--|--|
| | 10/590,358 | KAGAWA ET AL. | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | TIFNEY L. SKYLES | 2814 | | | |
| The MAILING DATE of this communication app Period for Reply | ears on the cover sheet with the c | orrespondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI | lely filed the mailing date of this communication. (35 U.S.C. § 133). | | | |
| Status | | | | | |
| Responsive to communication(s) filed on 26 Ju This action is FINAL . 2b) ☑ This Since this application is in condition for allowar closed in accordance with the practice under E | action is non-final. nce except for formal matters, pro | | | | |
| Disposition of Claims | | | | | |
| 4) Claim(s) 1-18 is/are pending in the application. 4a) Of the above claim(s) 13 and 15-18 is/are versions. 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 and 14 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or are subject to restriction and/or are subjected to by the Examine 10) The specification is objected to by the Examine 10) The drawing(s) filed on 31 October 2006 is/are: Applicant may not request that any objection to the or specification are specification are specification to the or specification are specification to the or specification are specification are specification to the or specification are specification to the or specification are specification to the or specification are specification are specification to the or specification are sp | vithdrawn from consideration. r election requirement. r. a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | |
| Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 8/23/2006, 11/09/2006, 1/29/2008. | 4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other: | ite | | | |



Application No.

Art Unit: 2814

DETAILED ACTION

Election/Restrictions

1. Applicant's election of Species 4 (Claims 1-12 and 14) in the reply filed on 6/26/2008 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-4, 6-10, and 14 are rejected under 35 U.S.C. 102(b) as being anticipated by Combi et al (US 2004/0157364 A1).

Regarding Claim 1, Combi et al teach a semiconductor device cut into respective chips by a dicing process, comprising: a substrate 3 [Fig. 4] having an edge along a dicing line; a semiconductor element SB formed on said substrate 3; a jetty portion C formed between said semiconductor element SB and said edge on said substrate 3 and having a laminated structure; and an electrode pad 5' for signal input and output which is formed on said semiconductor element SB, and inside of the outermost wall of said jetty portion C.

Regarding Claim 2, Combi et al teach the semiconductor device according to claim 1, wherein said jetty portion **C** [Fig. 5] continuously extends along said edge in parallel.

Regarding Claim 3, Combi et al teach the semiconductor device according to claim 1, wherein said jetty portion **C** is formed so as to surround periphery of said semiconductor element **SB**.

Regarding Claim 4, Combi et al teach semiconductor device according to claim 1, wherein said semiconductor element SB includes an insulating layer 2 [Fig. 12] and a conducting layer SB [10, Fig. 10] formed on said insulating layer 2 [Fig. 12]; said jetty portion C includes an insulating layer 2 and a conducting layer C [10, Fig. 10] formed on said insulating layer 2; said insulating layer 2 of said semiconductor element SB and said insulating layer 2 of said jetty portion C are

formed in the same process; and said conducting layer **10** of said semiconductor element **SB** and said conducting layer **10** of said jetty portion **C** are formed in the same process.

Regarding Claim 6, Combi et al teach a semiconductor device comprising: a substrate 3 [Fig. 4]; a structure body SB supported by a fixing portion 20" so as to form a space between said substrate 3 and said structure body SB; and a jetty portion C formed on said substrate 3 between the outer periphery of said substrate 3 and a portion of said structure body SB which is not supported by said fixing portion.

Regarding Claim 7, Combi et al teach the semiconductor device according to claim 6, wherein a plurality of said jetty portions **C** [Fig. 5] are formed so as to surround the outer periphery of said structure body **SB**.

Regarding Claim 8, Combi et al teach semiconductor device according to claim 6 further comprising an electrode pad **5'** [Fig. 4] for signal input and output which is formed on said structure body **SB** and inside of the outermost wall of said jetty portion **C**.

Regarding Claim 9, Combi et al teach the semiconductor device according to claim 8, wherein a plurality of said jetty portions **C** [Fig. 5] are formed so as to

Art Unit: 2814

surround said structure body **SB** and said electrode pad **5**' for signal input and output is arranged inside of an imaginary outer periphery which is formed by connecting the outermost walls of said jetty portions **C**.

Regarding Claim 10, Combi et al teach the semiconductor device according to claim 6, wherein said structure body SB [Fig. 12] includes a conducting layer 10 [Fig. 10] formed on said fixing portion 2; said jetty portion C includes an insulating layer 2 and a conducting layer 10 formed on said insulating layer 2; said fixing portion 2 of said structure body SB and said insulating layer 2 of said jetty portion C are formed in the same process; and said conducting layer 10 of said structure body SB and said conducting layer 10 of said structure body SB and said conducting layer 10 of said jetty portion C are formed in the same process.

Regarding Claim 14, Combi et al teach the semiconductor device according to claim 6, wherein an upper portion of inside area of said jetty portion **C** [Fig. 12] is opened.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/590,358

Page 6

Art Unit: 2814

6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

7. Claims 5, 11, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Combi et al in view of Mlcak et al (US 2003/0119220 A1).

Regarding Claim 5, Combi et al teach the semiconductor device according to claim 1, wherein said electrode pad 5' [Fig. 4] for signal input and output is formed on said conducting layer 10 [Fig. 10] of said semiconductor element SB, and wherein said jetty portion C includes a conducting layer 10 [Fig. 10] but fail to teach an electrode pad for said jetty portion which is formed inside of said outermost wall on said conducting layer of the jetty portion, and which is connected electrically to said electrode pad for signal input and output in order to make potential difference between said conducting layer of said jetty portion and said conducting layer of said semiconductor element close to zero. However, Mlcak et al teach an electrode pad 24 [Fig. 1B] which is formed inside of said

Application/Control Number: 10/590,358

Art Unit: 2814

44 to said electrode pad for signal input and output in order to make potential difference between said conducting layer **14** and said conducting layer **12** of said semiconductor element **11** close to zero. Therefore, it would have been obvious to a person having ordinary skill in the art to combine Combi et al with Mlcak et al because it will improve functionality that is capable of operating at higher temperatures and in more corrosive environments [Para. 0004].

Page 7

Regarding Claim 11, Combi et al teach the semiconductor device according to claim 10, wherein said electrode pad 5' [Fig. 4] for signal input and output is formed on said conducting layer 10 [Fig. 10] of said structure body SB but fail to teach said semiconductor device further comprising an electrode pad for said jetty portion which is formed on said conducting layer of said jetty portion, and which is connected electrically to said electrode pad for signal input and output in order to make potential difference between said conducting layer of said jetty portion and said conducting layer of said structure body close to zero. However, Mlcak et al teach said semiconductor device further comprising an electrode pad 24 [Fig. 1B] formed on said conducting layer 14, and which is connected electrically 44 to said electrode pad for signal input and output in order to make potential difference between said conducting layer 14 and said conducting layer 12 of said structure body 11 close to zero. Therefore, it would have been obvious to a person having ordinary skill in the art to combine Combi et al with

Art Unit: 2814

MIcak et al because it will improve functionality that is capable of operating at higher temperatures and in more corrosive environments [Para. 0004].

Regarding Claim 12, Combi et al teach the limitations of claim 10 but fail to teach the semiconductor device according to claim 10 further comprising a potential equalizer in order to make potential difference between said conducting layer of said jetty portion and said conducting layer of said structure body close to zero. However, Mlcak et al teach the semiconductor device according to claim 10 further comprising a potential equalizer 44 [Fig. 1B] in order to make potential difference between said conducting layer and said conducting layer of said structure body close to zero. Therefore, it would have been obvious to a person having ordinary skill in the art to combine Combi et al with Mlcak et al because it will improve functionality that is capable of operating at higher temperatures and in more corrosive environments [Para. 0004].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to TIFNEY L. SKYLES whose telephone number is (571)270-5019. The examiner can normally be reached on Mon-Fri 7:30AM - 5:00PM EST.

Art Unit: 2814

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Howard Weiss/ Primary Examiner Art Unit 2814

TLS